Abstract-A study of operating condition and design methods is presented that enables the amplifiers to achieve the upper limit of their power gain at frequencies close to the device f max . Using the gain-plane approach, the necessary and sufficient conditions to achieve this theoretical upper limit are obtained and the results are analytically verified. As will be demonstrated, the maximum power gain is achieved if and only if the imaginary part of Y 12 /Y 21 becomes zero and the device operates at the edge of the unconditional stability region. In addition, a generic circuit solution comprising both a Y -and a Z-embedding network is proposed to achieve this upper limit. Simulations of a CMOS amplifier surrounded by an exemplary YZ-embedding network verify this study.
I. INTRODUCTION
T HE VASTLY under-utilized spectrum across the (sub-)THz frequency range (from 0.1-3 THz) enables disruptive applications including 10+ Gbps lineof-sight wireless communications, and THz imaging and spectroscopy [1] - [3] . Owing to aggressive scaling in feature size and device f T / f max , nanoscale (Bi)CMOS technologies potentially enable integration of sophisticated systems (e.g., massive phased-array systems) at this frequency range [4] - [6] . At THz frequency range, the system's operation frequency approaches the maximum oscillation frequency f max of silicon transistors. This notion indicates that intrinsic power gain from a single device at this frequency range is insufficient. On the other hand, the lack of front-end amplification results in high power consumption and noise figure, thereby significantly degrading the receiver sensitivity. Recently, a few silicon-based (sub-)THz amplifiers have been reported [7] - [9] . Great efforts have been made to improve the power gain of a (sub-)THz amplifier, introducing all kinds of "embedding network" to the core device, as exemplified in Z. Wang is with University of Electronic Science and Technology of China, Chengdu, China 610000 and also with the University of California, Irvine, CA 92697 USA (e-mail: wweett9176@ gmail.com).
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Digital Object Identifier 10.1109/TCSI.2016.2607231 generic block diagram representation in Fig. 1 [8] . It is proven that a theoretical upper limit exists for the power gain of any "embedded device", which is 2U − 1 + 2 √ U (U − 1) [10] , where U denotes the Mason's U [11] .
Based on observations from our previous work [7] , pushing the device's operation towards the edge of the unconditional stability region may lead to higher power gain. However, it seems that setting K f = 1 does not necessarily lead to the theoretical upper limit. A few questions arise: What is the necessary and sufficient condition to achieve the theoretical upper limit? And what circuit technique(s) can be employed for a transistor to obtain its upper limit of power gain?
The above questions are still unanswered by prior arts. In an attempt to provide quantitative answers to the above questions, this paper develops an analytical model based on an interesting work by Singhakowinta and Boothroyd [12] - [13] . They proposed a basic "gain-plane" approach, which provides insights into the behavior of the embedded amplifier. [14] employed the gain-plane approach for the purpose of unilateralizing the device. [15] improved this model by carrying out a complete analytical treatment of two-port amplifiers with lossless embedding networks for all values of maximum stable gain (MSG), A, and without the limiting assumption |A| 1. Based on the gain-plane approach, in this paper, we will present an analytical derivation of the necessary and sufficient condition for achieving the theoretical upper limit of power gain. A circuit solution comprising both a Y-embedding and a Z-embedding network is employed for the purpose of producing maximum achievable amplification at nearf max frequencies. A CMOS 200 GHz amplifier incorporating a YZ-embedding network is presented. As will be illustrated in Section IV-A, the use of this YZ-embedding network enables the amplifier to achieve the upper limit of its power gain.
II. STUDY ON ACHIEVING THE UPPER LIMIT OF POWER GAIN

A. Relationship Between U and G max
To explore how and under what conditions the upper limit of power gain is achieved, the general theory of linear two-port networks are revisited. The maximum available power gain (MAG), G max , is commonly expressed as:
where A = Y 21 /Y 12 is the MSG, which provides a measure of the two-port's non-reciprocity and amplification. K f is the stability factor, and is commonly obtained in terms of Y -parameters:
First, the MAG is only defined for K f ≥ 1. Second, despite providing quantitative measure of the power gain versus the stability factor, (1) does not give insights about the behavior of the device when surrounded by an embedding network ( Fig. 1) . Such insight can be acquired using Mason's U , which is expressed as [11] :
Although Mason's U is expressed in terms of Y-parameters and they are all affected by lossless embedding networks surrounding the core two-port circuit, however, U will be invariant [11] . This important attribute is utilized to simplify the analysis of G max . In doing so, Singhakowinta and Boothroyd formulated the MAG in terms of the Mason's U and A [12] , i.e.,
Comparing (1) and (4), it seems, at the first glance, that (1) presents more tangible analytical model than (4). Nonetheless, (4) yields more insight into the behavior of an embedded amplifier. From the MAG formula in (1), it is not straightforward to easily perceive insightful relationship between the embedding network and its effect on K f . On the other hand, since U is an invariant in (4), G max of an embedded amplifier is explicitly varied only through A. In this way, the analysis of G max of an embedded amplifier is actually simplified.
In order to get insight about the behavior of the embedded amplifier, which is analytically formulated by (4), graphic models are developed. Indeed, [13] developed the basic gainplane approach under the condition that |A| 1. Reference [15] observed that this assumption is not held to be valid at near-f max frequency range, and thus, generalized the analysis in [12] - [13] for all values of MSG. Similar to Smith Chart for impedance matching network design, this graphic representation provides an intuitive view of power gain, as we can plot the contours of constant power gains and any embedding network surrounding the main amplifier will be representing a locus crossing these constant gain contours [13] , [14] . It will thus clearly demonstrate the effect of any embedding network on the power gain.
B. The Gain-Plane Approach Under the Condition
Assuming |A| 1, (4) is approximated by (5),
Equation (5) Alongside the contour of the constant normalized gain, the stability boundaries can also be plotted on the basic gain-plane. From [13] and [14] , the unconditional stability criterion for an embedded amplifier is given by
Equation (6) is the mathematical illustration of a parabola in the basic gain-plane, as shown in Fig. 2 . The parabola intersects the real axis at -0.25 right at its vertex, and the imaginary axis at ±0.5. The area within this parabola corresponds to the unconditional stable region, where K f > 1.
To find the shape of the constant gain contours in the basic gain-plane, (5) is re-written as [13] [14]
Equation (7) mathematically describes a family of circles in the basic gain-plane. Each circle, with a center point at (U/G max , 0) and radius of (U/G max ) 0.5 , is the locus of a given value of normalized gain G max /U (As stated in [16] , these circles represents a family of Apollonius circles). One important constraint imposed by unconditional stability criterion for an amplifier is that G max < |A|. This constraint is readily demonstrated in the basic gain-plane as the area inside a family of circles, called auxiliary stability circles, formulated as:
It is noteworthy that on the constant gain circle, only the segment which is inside the auxiliary stability circle is considered to be valid showing in Fig. 3 . This is because the remaining part of the constant gain circle violates the implicit constraint of G max < |A| imposed by stability condition for the amplifier, which is equivalent to K f > 1. Based on this notion, the locus of normalized gain G max /U for different values of G/U can be plotted in the U/A plane, as shown in Fig. 4 .
The gain-plane offers insights about the behavior, the nature of variation, and the maximum allowable upper limit of the power gain with respect to the parameter U/A. Of importance is the point of origin in the gain-plane corresponding to a zerovalue for the reserve transfer admittance Y 12 , which indicates a unilateral device. As it is commonly known, the gain of a unilateral device is calculated by the Mason's U . This is readily verified by investigating the constant-gain circles in the gain-plane, which clearly shows that the point of origin also falls on the contour G/U = 1 (see Fig. 4 ).
It should be noted that this basic gain-plane only depends on U/A and the dependency on U is degenerated under the assumption |A| 1. Despite offering simplicity, this basic gain-plane approach introduces inaccuracy, especially when the value of |A| is approaching one. In this case, a general gain-plane approach with no assumption on the MSG is desired.
C. General Gain-Plane Approach for All Values of MSG
As |A| is approaching unity for near-f max frequency range, the analyses of the stability boundary and constant-gain contour in Section II-B need to be revised. Referring to (3) in [13] , the stability-factor K f is expressed as:
To obtain the stability boundary, the left-side of (8) is substituted by the stability boundary condition K f = 1, resulting in (9):
It is easily observed that (9) is simplified to (6), for |A| 1. Deviating from the parabola in the basic gain-plane of Figs. 2-4, the stability boundaries are now in the form of teardrop shape, as shown in Fig. 5 . More precisely, the shapes of the stability boundaries depend on the absolute value of the Mason's U . For sufficiently large values of U , it becomes a parabola. On the other hand, for smaller U values, it takes the shape of a teardrop (cf. Fig. 5 ).
The generic form of the constant gain contours was derived in [15] with respect to 1/A. Rewriting it with respect to gainstate point U/A:
It is easily observed that when U 1 and G max 1, (10) is simplified to (7) . Interestingly, the constant-gain contours are still represented by a family of circles. Only the x-coordinates of the origins and radii of the circles vary when the high gain assumption is not held valid. Moreover, the revised constant gain circles also depend on the absolute value of U . More precisely, a given value of U has its own family of constant-gain circles.
Figs. 6(a) and (b) demonstrate the contours of normalized gain G max /U in the general gain-plane for two examples, namely, U = 10 dB and 5 dB. Comparing Figs. 4 and 6(a)-(b), one may observe that: (1) the shape of stability boundary changes from a parabola to a teardrop; (2) the constant gain contours are always a segment of a circle; (3) the constant gain circle (G max = U ) always crosses the origin of the gain plane; and (4) as U decreases to 5 dB, the constant gain circle (G max = 0.25U = −1 dB) no longer exists in the gain-plane.
From (10), one infers that for a given value of U , the normalized gain G max /U only depends on the real and imaginary parts of gain-state point, U/A. Therefore, the gain of any device such as a MOSFET or a BJT transistor corresponds to a single gain-state point. Adding any embedding network around this device only affects U/A (with U being an invariant), which manifests itself as a displacement of its gain-state point in the gain-plane. The trajectory of this displacement in the gain-plane thus provides a visual illustration of the effects that a particular type of embedding network has on the power gain.
D. Necessary and Sufficient Condition for Maximum Power Gain
The gain-plane approach, graphically represented in Figs. 4 and 6, reveals that the maximum power gain is achieved if and only if the imaginary part of A is zero and the device operates at the edge of the unconditional stability region, i.e.,
As will be proven in the Appendix, (11) sets forth the necessary and sufficient condition for an RF amplifier to attain the theoretical upper limit of its power gain. Moreover, two implications can be inferred from (11) . First, it corroborates the commonly known intuitive approach, which primarily maintains that pushing the device towards its instability region will result in higher power gain. It is because the maximum power gain always occurs at the edge of the unconditional stability region. Second, setting K f = 1 is not sufficient for the amplifier to reach its maximum power gain. This is because the imaginary part of U/A must also be zeroed, meaning that the phase of Y 21 and Y 12 must be the same.
Substituting (11) into (4) yields the maximum value of G max , i.e.,
which is the same value derived in [10] . Under the assumption of A 1, (12) is approximated by 4U . It might not be straightforward to use the condition K f = 1 in terms of A in (11) . Since (9) formulates the stability boundary, when K f = 1, the necessary and sufficient condition to achieve upper limit of power gain in (11) can be rewritten as
Since the imaginary part of 1/A is zero, it is easy to expand the first term of the first equation in (13) , which yields
In short, (11) and (14) both formulate the necessary and sufficient condition for maximum power gain. (11), however, clearly shows that the gain upper limit occurs at the edge of stability boundary; whereas (14) reformulates this condition in terms of Mason's U and the MSG, A.
III. STUDY OF Y-EMBEDDING AND Z-EMBEDDING NETWORKS USING GAIN-PLANE APPROACH
Two basic types of embedding networks for a single device can be conceived; Y-and Z-embedding (see Fig. 7 ). Usually, reactive elements (e.g., inductors or capacitors) are used to realize these networks. Acting as a local-shunt feedback, the Y-embedding network can readily be characterized using Y-parameters. More precisely, Y f is added to both Y 11 Regardless of what kind of embedding network is being used, this locally added reactive L or C feedback network will lead to a locus in the gain-plane. The loci due to Y-and Z-embedding networks were originally investigated in [13] . Later, [14] investigated the effect of these networks to unilateralize the device. In this work, we apply and extend the use of Y-and Z-embedding networks to achieve the upper limit of the amplifier's power gain. Similar to the Smith Chart, the change in trajectory associated with this locus provides great insight as how to choose components in the amplifier design at near-fmax frequencies to attain the maximum upperlimit of the power gain. For example, from the gain plain, we can quickly find out the displacement direction of the gain-state point based on the reactive element (e.g., L or C) used in the embedding network. Moreover, since the region representing the higher gain can be identified on the gain plain, we can choose proper components in the design of embedding networks so as to achieve maximum power gain.
A. Loci Due to Y-and Z-Embedding Networks
Upon applying Y-embedding network, the gain-state point is relocated to a new point in the gain-plane
where U/A and U E /A E denote gain-state points of the core and the embedded devices, respectively.
To have an idea how U E /A E and U/A are positioned with respect to one another in the gain-plane, the first-order approximation of (15) is calculated under the condition that
Basically, (16) represents a straight line in the gain-plane shown in Fig. 8 Similarly, for the Z-embedding network, the gain-state point U/A of the embedded device is calculated as
The same first-order approximation is applied to (17) under the assumption |Z f | |Z 21 |:
Equation (18) also represents a straight line in the gain-plane, as shown in Fig. 8(b) .
Note that straight lines in (16) and (18) are derived under the assumptions that |Y f | |Y 21 | and |Z f | |Z 21 |, respectively. While, in practice, the movement of gain-state point due to embedding networks may deviate from a straight line, the straight-line approximation provides simple yet intuitive representation of the impact of the embedding networks on the amplifier's power gain. [7] describes the over-neutralization technique to design high-gain amplifiers operating in the near-f max frequency range. In this section, the gain-plane approach is employed to methodically analyze the over-neutralization technique. The neutralization technique for a differential pair equivalently introduces a negative capacitance −C n across gate and drain terminals of the transistor. This negative capacitance forms a Y-embedding network. Utilizing the RF small-signal model of Fig. 9 (b) for a MOSFET device, the Y 21 and Y 12 of the neutralized CMOS differential pair in Fig. 9 (a) is expressed as:
B. Effects of Y-Embedding Network on Gain and Stability of Amplifiers Operating in Near-f max Frequencies
Therefore, U/A and U E /A E of the core and the embedded differential pairs are derived as follows:
At low frequency, (19) and (21) are simplified to
which state that the gain-state point of the MOS core transistor at low frequency lies on the negative imaginary axis and close to the origin in the gain-plane. Since the phase of Y 21 is zero at low frequency, from (16), the locus due to the Y-embedding network (i.e., C n ) is actually in the direction of the y-axis in the gain-plane. At low frequency, (22) is simplified to:
Clearly, when C n = C gd , the gain-state point of this core amplifier moves to the origin of the gain-plane, which corresponds to a unilateralized amplifier. This observation, which was made based on the gain-plane approach, agrees exactly with the conventional understanding of the neutralization technique at low frequencies.
As the operating frequency gets closer to the near-f max frequency range, all the frequency-dependent terms (which were ignored at low frequency) should obviously be taken into consideration. Fig. 10(a) shows the behavior of the neutralization capacitance at 100 GHz for a 32 nm SOI MOS transistor. One can observe two gain peaks in the G max −C n plot with the one at the lower frequency having smaller value than that at the higher frequency. The gain-plane approach can also be applied to this case. Fig. 10(b) demonstrates the effect of neutralization capacitance on the core differential pair as it appears in the gain-plain. The first distinction compared to low frequencies is that the gain-state point of the core amplifier, U/A, at 100 GHz diverts from the imaginary axis, as also confirmed by (21). Secondly, from (19), the phase of Y 21 (argY 21 ) continues to become more negative as frequency increases. As a result, the phase of U E /A E will become more positive with frequency. This, in turn, indicates that the direction of locus due to the Y-embedding network starts to rotate counterclockwise as frequency increases, thereby moving away from the direction of y-axis. Shown in Fig. 10(b) , one observes that the locus due to Y-embedding crosses the stability boundary (K f = 1) twice. Starting from the gain-state point of the core amplifier and moving along the straight line in Fig. 10(b) , the first crossing point is associated with the first gain peak, with the second one corresponding to the second peak whose value is lower than the first. Also, note that in Fig. 10(b) , the gain-state point of the amplifier before the embedding is still outside the stability boundary.
Figs. 11(a)-(b) show the gain/K f -factor vs. the neutralizing capacitance and the gain-plane of the differential pair at 200 GHz. As frequency continues to increase towards the near-f max range, the effect of the Y-embedding network on the core amplifier becomes significantly different from that at lower frequencies (e.g., 100 GHz). First, the gainstate point of the amplifier prior to surrounding it with the Y-embedding network is now located inside the unconditional stability region, which means the amplifier itself is unconditionally stable (see Fig. 11(b) ). Second, the direction of the moving locus due to Y-embedding exhibits larger angle (i.e., now 27 degrees) with respect to the y-axis, as indicated in Fig. 11(b) . Third, since the gain-state point of the core amplifier is already inside the unconditional stability region, the straight line intersects the stability boundary only once. Therefore, the power gain vs. C n in Fig. 11 (a) only experiences one peak point, and it occurs only when the amplifier is overneutralized. From Fig. 11(a) , this gain value is close to the theoretical upper limit of 2U − 1 + 2 √ U (U − 1). In summary, all foregoing observations based on the gain-plane approach in Figs. 10(b) and 11(b) show great agreements with the circuit simulation results in Figs. 10(a) and 11(a) . In addition, the gain-plain approach in Figs. 10(b) and 11(b) provides insightful interpretation of over-neutralization technique in the CMOS amplifier design at near-f max frequencies. More precisely, it shows how far the gain peaks are away from the upper limit and which direction it must be moved so as to attain the upper limit.
C. Effects of Z-Embedding Network on Gain and Stability of Amplifiers Operating in Near-f max Frequencies
Similarly, the gain-plane approach can be utilized to study the effect of Z-embedding network on the core amplifier. Fig. 7(b) is the topology for Z-embedding network, which most often is a source degeneration inductor or capacitor. It is easily shown that the capacitive source degeneration pushes the amplifier towards the edge of unconditional stable region, which would potentially result in higher power gain. Therefore, the impact of the source degeneration capacitor C s on the amplifier's gain and stability will be studied using the gain-plane approach.
Shown in
For a fair comparison between Y-and Z-embedding networks, the same 32 nm SOI device is utilized in this study. The source degeneration capacitance C s is swept from 10 000-to 100-fF. Figs. 12(a)-(b) show the gain/K f −factor vs. the source degenerative capacitance and the gain-plane at 200 GHz.
From Fig. 12(a) , the capacitive source degeneration can improve G max by 1.3 dB. However, this gain peak is much smaller than that in Fig. 11(a) . Using gain-plane approach can help establish better understanding; the gain peak in Fig. 12(a) corresponds to the crossing point in Fig. 12(b) . It is clearly observed from the gain-plane that this crossing point in Fig. 12(b) is far away from the gain-state point associated with the upper limit of the power gain. On the other hand, the crossing point in Fig. 11(b) is closer to the upper limit point. Therefore, it seems that, in this example, the Z-embedding network is less effective compared to the Y-embedding counterpart in improving the gain of the embedded amplifier. In general, depending on the core amplifier's gain-state point in the gain-plane, either Z-or Y-embedding network can introduce higher gain improvement.
IV. CIRCUIT TECHNIQUES TO ACHIEVE THEORETICAL UPPER LIMIT OF POWER GAIN Using the powerful gain-plane approach, the necessary and sufficient condition to achieve the theoretical upper limit of the power gain for an amplifier was derived in (11) . In this section, the circuit techniques that enable an amplifier to attain the theoretical upper limit of its power gain will be presented. A design approach for amplifier at near-f max frequencies will be introduced. This approach will then be verified by applying the proposed circuit techniques to a CMOS 200 GHz amplifier,.
A. Circuit Solutions to Achieve Upper Limit of Power Gain in Amplifiers at Near-f max Frequencies
The exclusive use of Y-or Z-embedding network causes the U/A of the core amplifier to travel along a straightline towards another point in the gain-plane, which is not necessarily the point associated with the power-gain's upper limit (i.e., bottom-point of the stability boundary in Fig. 6(a) ). This implies that the embedded amplifier may never reach the upper limit of its power gain if it is surrounded by either Y-or Z-embedding network. On the other hand, referring to Figs. 8(a) and (b), the concurrent use of both Y-and Z-embedding networks can move any gain-state point in the gain-plane associated with any amplifier to the bottom-point of the stability boundary curve corresponding to the gain upper-limit.
Shown in Fig. 13(a) is an example that employs a Y-and a Z-embedding network, called YZ-embedding network, to achieve upper limit of the power gain for an amplifier at nearf max frequencies. In this example, the neutralization capacitor C n in a differential pair serves as the Y-embedding network, while the source degeneration capacitor C s serves as the Z-embedding network.
For the practical purpose, source-degenerating transmission lines (T-lines) are also employed to set the DC voltages of source terminals of differential pair to ground. In order to avoid introducing unwanted parasitic reactance, the T-lines should be designed to exhibit 90-degree phase-shift at the operating frequency to act as an open.
The conceptual idea behind the operation of YZ-embedding network is shown in the gain-plain plot of Fig. 13(b) . The gain-boosting is basically achieved in two steps. First, the neutralization capacitor moves the gain-state point of the core amplifier towards the direction of π/2 + arctanω[g m r g (C gs + C gd ) + C gd ]/g m . Second, the capacitive source-degeneration network completes the task of moving the gain-state point towards the vertex point of the stability boundary curve, which represents the upper limit of the power gain.
The desired Y f and Z f can be precisely obtained, accordingly. First of all, the 1/A E of the amplifier after YZ-embedding is expressed by
where Y E is expressed as: Substituting (26) and (27) into (14),
(28) (28) represents a set of two independent equations with two unknowns Y f and Z f . Therefore, Y f and Z f are readily obtained by numerically solving (28).
A design example will be illustrated to demonstrate that the proposed YZ-embedding network can help the embedded amplifier attain the upper limit of its power gain in the near-f max region.
This design example is based on a 32nm CMOS SOI process ( f T = 250 GHz and f max = 320 GHz). Since the same process, the same design kit, and the same frequency range has been extensively characterized and verified in our previous work [7] , we choose 200 GHz as our target frequency. As a result, the simulation results in this work accurately capture all the layout-dependent and process-dependent parasitics and non-idealities.
The overall design procedure is divided into three phases: Phase I: Layout Optimization At THz frequency range, the effect of parasitics in the layout is considered to be one of the critical issues. In the conventional design, G max at the target frequency is used as the main figure-of-merit to optimize the layout. However, G max does not remain constant when the embedding networks are added to the core amplifier. Instead, because of its invariance to any externally added lossless network, Mason's U is used in our design approach to primarily optimize the layout parasitic. A comprehensive study of the layout of the MOS device has been performed in [7] so as to understand the effect and the importance of layout-induced parasitics on the power gain. The floorplan of the MOS transistor, which was used in this design, is shown in Fig. 14 [7] .
Multi-finger configuration is used to reduce the finger width (640 nm). This, in turn, reduces the parasitic gate resistance, which contributes significantly to the U degradation. However, the smaller finger width leads to larger finger numbers. Thus, two double-sided-gate configurations in parallel are employed to avoid layout to get stretched in one dimension. Two metal layers M1 and M2 are stacked for the gate interconnection, and the width of the gate line is intentionally widened to reduce its resistance. To minimize C gd,e , external access to drain is made through top layers E1, MA to further separate the gate and drain lines. Middle layers B1, B2, and B3 are used as source interconnection. In doing so, the U of the core MOS device is improved (i.e., 4.11 dB at 200 GHz).
Phase II: YZ-Embedding
The gain-plane representation of the YZ-embedding network in Fig. 13(a) is shown in Fig. 15 . Eventually, the neutralization capacitor C n is chosen to be 14 fF, which is larger than C gd of 11 fF (corresponding to the crossing point to the x-axis). The source degeneration capacitance C s is chosen to be 102 fF. Fig. 16 shows the simulated G max of the core amplifier, the Y-embedded amplifier, the YZ-embedded amplifier, Mason's U, and theoretical upper limit with respect to frequency. It is clearly seen that upper limit of 2U − 1 + 2 √ U (U − 1) (i.e., 9.13 dB at 200 GHz) is achieved using the YZ-embedding network. More precisely, the use of YZ-embedding network provides an additional 1 dB improvement in G max compared to a Y-embedding network.
Phase III: Input/Output Matching From Fig. 16 , the gain upper limit was achieved by the YZ-embedding network. Our design example is based on the differential topology, which is shown in Fig. 17 . Therefore, the solid AC ground is well established, making the amplifier design insensitive to the modeling inaccuracy of supply decoupling capacitors at 200 GHz.
Considering that the quarter-wavelength is only around 192μ m at 200 GHz, the ground-shielded CPW line is utilized for input, output, and inter-stage impedance matching. All amplifier stages are interstage-matched to 50 to make the design more robust to process-dependent uncertainties in passive components at this frequency, which, in turn, leads to more flexibility in layout. The extra loss added by matching network makes the amplifier more stable, the stability factor of the overall amplifier is greater than unity at all frequencies, which means that it is unconditionally stable. Overall, the schematic of the CMOS differential 200 GHz amplifier based on a 32nm CMOS SOI process is depicted in Fig. 17 .
The simulation results are shown in Fig. 18 . The overall S 21 is 18 dB at 200 GHz with a bandwidth from 183 -210 GHz. Both S 11 and S 22 are well matched. The lowest K -factor is 3.8, which verifies that this amplifier is unconditionally stable. The reference design in [7] , which only employed the over-neutralization technique, demonstrates 15 dB gain from three-stages. Therefore, the new design combining both overneutralization and source degeneration capacitances improves the overall gain by 3 dB compared to the over-neutralization technique. This is in great agreement with the conclusion of 1 dB/stage improvement in Fig. 16 . V. CONCLUSION This paper studied necessary and sufficient conditions to achieve the theoretical upper limit of power gain for amplifiers at near-f max frequencies, and proposed design techniques for amplifiers to achieve this upper limit. Gain-plane approaches were investigated to obtain the necessary and sufficient condition to achieve the theoretical upper limit of power gain. A circuit solution comprising both a Y-embedding and a Z-embedding network was proposed to achieve this upper limit. A practical 200 GHz amplifier design has been developed to demonstrate the gain improvement due to the proposed YZ embedding solution. APPENDIX Starting from (3), which is an implicit equation for G max and A, 12 , which is a complex number. For simplicity, let 1
Substituting (A.2) and (A.3) into (A.1),
Rewrite (A.4):
(A.5) In order to get the maximum value for G max , we need to find the derivative of G max with respect to x and r .
Defining F as:
First, the derivative of F with respect to G max becomes:
Once the derivative of F with respect to x and r (i.e., F x , F r ) is obtained, the derivative of G max with respect to x is then derived as
The derivative of G max with respect to r is derived as
Equation (A.8) means G max with respect to x is a monotonically decreasing function. Equation (A.9) states that G max with respect to r is a monotonically increasing function. Therefore the maximum of G max is achieved at the upper limit of r , and lower limit of x.
Since we have
Therefore the necessary and sufficient condition for achieving the theoretical upper limit of power gain is
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